Hardware platforms are evolving towards parallel and heterogeneous architectures to overcome the increasing necessity of more performance in the real-time domain. Parallel programming models are fundamental to exploit the performance capabilities of these architectures. This paper proposes a novel response time analysis (RTA) for verifying the schedulability of DAG tasks supporting heterogeneous computing. It analyzes the impact of executing part of the DAG in the accelerator device. As a result, the response time upper bound of the system is more precise than the one provided by currently existing RTA targeting homogeneous architectures.
recent works demonstrate that this model resembles the OpenMP tasking model [13, 19, 21, 22] . However, none of the previous works consider the impact that heterogeneous computing has on the nonfunctional response time analysis verification. This paper introduces a new response time analysis for the sporadic DAG tasks model supporting parallel and heterogeneous computing. In heterogeneous computing, the workload offloaded into the accelerator device does not cause any interference on the parallel workload executed in the host, and vice versa. Therefore, our analysis takes this into account and first identifies the portion of the DAG that can potentially execute in parallel with the offloaded workload. Then, DAG transformation techniques are used to safely reduce the interference factor, given that the impact of offloading workload is to reduce the interference in the host.
Our results reveal that, compared to existing RTA targeting homogeneous architectures, the response time is significantly reduced when the offloaded computation represents more than 10% of the overall DAG task workload. In fact, our response time is comparable to the one obtained with an ILP solution (only applicable for small DAGs composed up to 100 nodes). Interestingly, our DAG transformation technique allows to improve the average performance of the task up to 23% when considering a host featuring 16 cores.
SYSTEM MODEL
Consider a parallel heterogeneous architecture composed of a host processor with m identical cores and a single accelerator device (e.g. a FPGA, GPU or DSP fabric). Moreover, consider a host-centric acceleration model in which the host offloads code and data to the accelerator device and collects results.
A parallel real-time task is represented by τ =< G,T , D >. G = (V , E) is the DAG modeling its parallel execution. V = {v 1 , v 2 , ..., v n , v O f f } is the set of nodes. Nodes v i ∈ V , 1 ≤ i ≤ n represent sequential jobs executed in the host and node v O f f represents the workload executed in the accelerator device, named offloaded node (there is only one). All nodes in V are characterized by its worstcase execution time (WCET) C i or C O f f . E = V × V is the set of edges representing precedence constraints among pairs of nodes. If (v 1 , v 2 ) ∈ E, then v 1 must complete before v 2 can begin execution (transitive edges do not exists, i.e if (v 1 , v 2 ) ∈ E and (v 2 , v 3 ) ∈ E then (v 1 , v 3 ) E). Nodes with no incoming arcs are sources of the DAG, while nodes with no outgoing arcs are sinks. Without loss of generality, we assume that each DAG has exactly one source v 1 and one sink v n node. If this is not the case, a dummy source/sink node with zero WCET can be added to the DAG, with edges to/from all the source/sink nodes. Finally, T is the minimum inter-arrival time of τ and D is the constrained relative deadline (D ≤ T ). Two interesting DAG properties are vol (G) and len(G): vol (G) = v j ∈V C j represents the volume of the DAG. In a parallel architecture, the volume denotes the WCET of the task when executing sequentially on a single core in the host and a single accelerator, assuming that core and accelerator cannot execute in parallel. len(G) is the length of the critical path of the DAG, i.e. the longest path. It corresponds to the minimum amount of time needed to execute the task on a sufficiently large number of host cores.
Interestingly, our system model resembles the OpenMP parallel programming model [15] [21] . OpenMP implements a very advanced and coupled task and host-centric acceleration models. It incorporates easy-to-use data clauses to express data directionality when moving data back and forth to/from the device memories. OpenCL and CUDA provide similar functionality at lower-level. A compiler method to derive an OpenMP-DAG compliant with the OpenMP semantics is proposed in [22] . The OpenMP accelerator model can be easily incorporated into the DAG by distinguishing those nodes executed in the host from those executed in the device.
HETEROGENEOUS MODEL 3.1 Starting Point: Homogeneous model
In [19] , authors computed a response time upper bound of a DAG task τ running on m homogeneous cores as:
where len(G) is the length of the critical path of G and vol (G), its volume. The factor 1 m vol (G) − len(G) upper-bounds the selfinterference i.e, the interference contribution from the task itself to its critical path. In order to verify the schedulability of τ , the result provided by Equation 1 must be compared with τ 's relative deadline D, R hom (τ ) ≤ D.
Towards an heterogeneous model
Clearly, heterogeneous computing reduces the actual interference compared to homogeneous, as the offloaded node does not occupy resources in the host. However, this interference reduction in the host may not imply a reduction on the response time, as the precedence constraints defined in E may defeat heterogeneous benefits.
In order to illustrate this phenomenon, consider the DAG task τ shown in Figure 1 execute in the host, one might subtract its contribution to the selfinterference factor, see Figure 1 (b), resulting in R hom (τ ) = 11. However, the reduction in the self-interference factor does not guarantee a trustworthy response time upper bound because v O f f may not necessarily execute in parallel with the nodes running in the host. See Figure 1 (c) in which all cores in the host remain idle while v O f f is running. In this case, the response time is 12, which is higher than the reduced R hom (τ ) computed above, 11. Overall, the DAG portion that potentially executes in parallel with the offloaded node (and so reducing the interference) is not guaranteed to actually execute in parallel with it.
Safe self-interference reduction
In order to safely reduce the self-interference factor, it is first necessary to guarantee that there is enough workload to be executed in the host in parallel with v O f f . To do so, we propose an algorithm that: (1) identifies the sub-DAG that may potentially execute in parallel with v O f f , named G P ar = (V P ar , E P ar ), and (2) adds a synchronization point to guarantee that G P ar and v O f f actually execute in parallel. Clearly, this strategy may impact on the average performance of the tasks because: (1) the critical path can potentially enlarge (e.g., the length of the transformed DAG in Figure 2 (a) is 10 instead of 8 in the original DAG) and (2) the potential parallelism is reduced due to the synchronization point (e.g., in Figure 2 (a), v 4 can not longer be executed in parallel with v 2 and v 3 ). Interestingly, our experiments demonstrate the opposite effect when the offloaded workload is large enough (see Section 5.2). The reason is that, ensuring the parallel executing of G P ar and v O f f avoids scheduling scenarios in which the offloaded node is running while the host processor remains idle, as shown in Figure 1 (c).
Overall, this strategy allows to derive a RTA for heterogeneous architectures. It will be presented in Section 4 but first, we introduce the algorithm to transform the DAG.
DAG Transformation Algorithm
Algorithm 1 generates a new DAG in which the parallel execution of v O f f and G P ar is guaranteed. To do so, given a DAG G = (V , E), it first generates the transformed DAG G ′ = (V ′ , E ′ ) which includes a new synchronization node v sync (C sync = 0). Then, it identifies the sub-DAG G P ar = (V P ar , E P ar ) which includes all the nodes that can potentially execute in parallel with v O f f . v sync is introduced just before v O f f and G P ar to simultaneously begin execution.
Consider the example shown in Figure 3 in order to facilitate the algorithm explanation. Figure 3(a) shows the original DAG G, in which the synchronization point to be included is represented with a dashed red line. Figure 3(b) shows the resultant DAG G ′ , including the new synchronization node v sync represented as a red square node, and G P ar .
, the set of nodes from which v O f f can be reached, and Succ (v O f f ), the set of nodes reachable from v O f f , are computed (line 1). Then, the algorithm initializes V ′ , which includes all the original nodes in V plus the synchronization node v sync , and E ′ , which includes all the edges in E. A local variable directPred is used to store v O f f 's direct predecessors 1 . Figures 3(a) and 3(b), these nested loops are used to remove pink edges (v 1 , v 2 ) and (v 3 , v 7 ) and to add pink edges (v sync , v 2 ) and (v sync , v 7 ).
Loop over v
3.4.4 Creating G P ar . Finally, the parallel sub-DAG G P ar is created, containing all the parallel nodes to v O f f (line 14) and all the corresponding edges involving these nodes (line 17). In Figure 3 (b) G P ar is surrounded by a dashed blue line.
RESPONSE TIME ANALYSIS FOR HETEROGENEOUS DAG TASKS
In this section we extend the RTA presented in Equation 1 to support heterogeneous computation. Our analysis is based on the transformed DAG task τ ′ in which G P ar and v O f f are guaranteed to execute in parallel. This allows a reduction of the self-interference factor, being the new response time upper bound more accurate than R hom . Figure 4 shows the generic structure of a transformed DAG task τ ′ . Given this structure, since there is a synchronization node v sync ,
dir ect P r ed = dir ect P r ed ∪ {v i } 5:
the relationship between the G P ar and v O f f can be classified as follows: either (1) the response time upper bound of G P ar , denoted as R hom (G P ar ) 2 , is bigger or equal than the offloaded workload C O f f (see Figure 5 (a)); or (2) C O f f is bigger than R hom (G P ar ) (see Figure 5 (b)). From this relationship, the following theorem considers three possible execution scenarios to propose a new response time analysis supporting heterogeneous computing: Theorem 1. Consider an heterogeneous DAG task τ ′ whose general structure is shown in Figure 4 . Depending on the execution scenario, its response time upper bound is computed as follows:
• Scenario 1. v O f f does not belong to the critical path.
• Scenario 2.1. v O f f belongs to the critical path and C O f f ≥ R hom (G P ar ). • Scenario 2.2. v O f f belongs to the critical path and
Proof. The transformed DAG in Figure 4 includes a synchronization node v sync (C sync = 0) which guarantees that G P ar and v O f f start their execution at the same time (t sync in Figures 5(a)(b) ).
In case of Scenario 1 (represented in Figure 5 (a)), since v O f f does not belong to the critical path, there exits at least one path in G P ar whose length is greater than
Therefore, R hom (G P ar ) = len(G P ar ) + 1 m vol (G P ar ) −len(G P ar ) must be greater than C O f f , and so t P ar > t O f f from Figure 5 (a) is always accomplished. As a consequence, C O f f does not generate interference that may increase the response time of τ ′ and it can be safely subtracted from the self-interference factor, as done in Equation 2.
In case of Scenarios 2.1 and 2.2, since v O f f belongs to the critical path, none of the nodes in G P ar belong to it and so they contribute to the self-interference factor.
In the former scenario (represented in Figure 5 (b)), C O f f is greater (or equal) than R hom (G P ar ), then t P ar ≤ t O f f in Figure  5(b) ) and so G P ar cannot generate interference that may increase the response time of τ ′ . Hence, its complete workload vol (G P ar ) can be safely subtracted from the self-interference factor, as done in Equation 3.
In the latter scenario (represented in Figure 5 (a)), C O f f is smaller (or equal) than R hom (G P ar ) (see t O f f ≤ t P ar in Figure 5(a) ). Therefore, even though v O f f belongs to the critical path, it does not determine the response time of τ ′ but G P ar does instead. In this case, we can safely replace C O f f by R hom (G P ar ) in the critical path. Since the contribution of G P ar is also considered in the self-interference factor, vol (G P ar ) can be subtracted from it, in order not to count twice for it. By replacing the mentioned terms and subtracting vol (G P ar ) we obtain: we replace C O f f by R hom (G P ar ) = len(G P ar ) + 1 m vol (G P ar ) − len(G P ar ) , we rapidly reach Equation 3.
EXPERIMENTAL RESULTS
This section evaluates our response time analysis supporting heterogeneous computing based on randomly generated DAG tasks [12, 18] . In order to evaluate the accuracy of our response time analysis, we implemented an ILP formulation (based on [13] ) that computes the minimum time interval needed to execute a given heterogeneous DAG task on m cores and one accelerator device. It provides a node to core mapping so that the heterogeneous DAG task makespan is minimized.
All the algorithms and experiments have been implemented in MATLAB® and the ILP formulation has been coded and solved with the IBM ILOG CPLEX Optimization Studio [10] .
Experimental setup
All experiments consider an heterogeneous architecture composed of a host processor with 2, 4, 8 and 16 cores and one single accelerator device. Random DAG tasks are generated by recursively expanding nodes either to terminal nodes or parallel sub-DAGs, until a maximum recursion depth max depth is reached. max depth also determines the longest possible path of the DAG. The probabilities of generating a parallel sub-DAG or a terminal node are p par and 1 − p par , respectively. Moreover, the maximum number of branches for any parallel sub-DAG is n par and the minimum and maximum number of nodes of each DAG are n min and n max , respectively. The WCET of each node, except v O f f , is uniformly se- For each experiment, we generate 100 DAGs for each target value of C O f f . Moreover, we used p par = 0.5 and two types of DAG tasks: (1) Small tasks, with n ≤ 100, n par = 6 and max depth = 3 (longest path equals 7), used for the ILP solution not capable of dealing with larger tasks and (2) Large tasks with n ∈ [100, 400], n par = 8 and max depth = 5 (longest path equals 11).
Impact of the DAG Transformation
This section evaluates the impact that the extra synchronization point v sync has in the task's performance. To do so, we simulate the execution of the original and transformed DAG tasks (τ and τ ′ , respectively), assuming the work-conserving breadth-first scheduler implemented in GOMP, the OpenMP implementation in the GNU Compiler Collection (GCC) [1] . Figure 6 shows the percentage change 3 of the average execution time of τ with respect to τ ′ , when increasing the offloaded workload v sync has a negative impact on the average performance of τ ′ , compared to τ , when C O f f represents a small portion of DAG's volume (less than 11%, 8%, 6% and 4.5% for m = 2, 4, 8 and 16, respectively). The reason is that an extra synchronization point limits the parallelism. This negative impact increases as the number of cores increases (and so more parallelism can be potentially exploited). When C O f f represents 1% of the DAG's volume, τ is 3% faster than τ ′ for m = 2, and 15% faster for m = 16.
Surprisingly, when C O f f increases the trend is inverted; τ results 24% slower than τ ′ for m = 2 when C O f f represents the 28% of DAG's volume, and 4% slower for m = 16 when C O f f represents the 8%. The reason is that v sync guarantees that the host processor is not idle while executing v O f f (see Figure 1(c) ). The performance benefits of v sync decreases as m increases because the self-interference factor has less impact as the number of cores increases (see Theorem 1) .
Finally, it is worth noting that for higher values of C O f f , the difference between τ and τ ′ performance seems to decrease. However, the absolute difference remains constant. As C O f f increases it becomes the dominant factor in τ and τ ′ execution times and so both equally increase as well. The trend of the percentage of an absolute difference with respect to an increasing time is to decrease.
Accuracy of the response time analysis
This section analyses the accuracy of R het (Equations 2, 3, 4) and R hom (Equation 1) with respect to the minimum makespan of a DAG task (ILP solver). Given the ILP complexity, we only consider small tasks for which the ILP solver is able to provide an optimal solution in less than 12 hours. Figure 7 shows the increment of the response time upper bound provided by R hom (τ ) (Equation 1) and R het (τ ′ ) (Equations 2 to 4) with respect to the minimum makespan of τ computed by the ILP solver, when varying C O f f with respect to τ 's volume. We evaluated 2, 4, 8 and 16 cores but for the sake of space, only results for m = 2 and 8 cores are shown (Figure 7(a) and (b) , respectively).
When C O f f represents less than 2% of vol (τ ), R het (τ ′ ) is 19% and 54% higher than the minimum makespan for m = 2 and 8, 3 The percentage change computes the relative change of two values from the same variable; in our case the average execution time. respectively. For m = 4 and 16, R het (τ ′ ) is 40% and 57% higher, respectively (not shown in the figure) . This pessimism however decreases as C O f f increases, being less than 1% when C O f f represents 48.1%, 42.7%, 24.5% and 15% of vol (τ ), for m = 2, 4, 8 and 16, respectively. The reason is that C O f f becomes the dominant factor of R het (τ ′ ) and so G P ar is not relevant any more (see Figure 5 (b)). R hom (τ ) provides more accurate results than R het (τ ′ ) when C O f f represents less than 3.1% and 11.2% of vol (τ ) for m = 2 and 8, respectively,. The reason of this trend, as also shown in Section 5.2, is that v sync impacts negatively on both, average and upper bound response time. For m = 4 and 16, R hom (τ ) provides better results when C O f f represents less than 12.2% and 8.7%, respectively (not shown in the figure). This trend however is inverted when C O f f increases, and so R het (τ ′ ) provides more accurate results than R hom (τ ); e.g. when R het (τ ′ ) provides a response time only 1% higher than the minimum makespan, R het (τ ′ ) is up to 20% higher.
Homogeneous vs. Heterogeneous
This section evaluates our response time analysis R het (τ ′ ), compared with R hom (τ ). All figures consider randomly generated DAGs with n ∈ [100, 250] (similar trends observed when n ∈ [250, 400]).
In order to better understand the benefits brought by R het (τ ′ ), it is important first to understand the execution scenarios presented in Theorem 1. For the randomly generated tasks, Figure 8 shows the occurrence percentage of the scenarios described in Section 4, when varying the percentage of C O f f over vol (τ ) from 0.12% to 50%. We evaluated heterogeneous architectures featuring host processors with m = 2, 4, 8 and 16 cores but, for the sake of space, only results for (a) m = 2 and (b) m = 8 are shown.
Scenario 1 is the dominant one when the percentage of C O f f over vol (τ ) is less than 8%. This scenario corresponds to the case in which v O f f does not belong to the critical path and therefore, is independent of m. From that point on, scenario 2.2 becomes more relevant as v O f f belongs to the critical path but C O f f is still smaller than the response time of G P ar . When C O f f becomes higher that R hom (G P ar ), occurrences of scenario 2.1 increase. As m increases, occurrences of scenario 2.1 start to increase earlier because higher parallelism can be exploited in the host, and so R hom (G P ar ) becomes smaller.
Interestingly, intersection of scenarios 2.1 and 2.2, i.e. when C O f f = R hom (G P ar ) (Equations 3 and 4 are equivalent), results in maximum benefit of R het with respect to R hom (see below). This occurs when C O f f is 32%, 20%, 14% and 10% over vol (τ ) for m = 2, 4, 8 and 16, respectively. The reason is that utilization of both host and device is maximized, i.e. there are less idle times. Figure 9 shows the percentage change of R hom (τ ) with respect to R het (τ ′ ), considering a host processor with m = 2, 4, 8 and 16 cores and varying C O f f with respect to vol (τ ) from 0.12% to 50%. In general, our response time analysis R het (τ ′ ) improves over R hom (τ ) when considering heterogeneous computation. This improvement increases as C O f f increases due to self-interference factor reduction. R hom only outperforms R het for small values of C O f f due to the negative impact of the synchronization point. Concretely, this occurs when C O f f represents less than 1.6%, 3.4%, 4.6% and 5% over vol (τ ) for m = 2, 4, 8 and 16, respectively.
As pointer above, the maximum benefit of R het (τ ′ ) with respect to R hom (τ ) is reached when C O f f = R hom (G P ar ). In this case, R hom (τ ) is 70%, 55%, 40% and 30% higher than R het (τ ′ ) for m = 2, 4, 8 and 16, respectively. Notice that as m increases, the benefit of R het (τ ′ ) is smaller because the self-interference factor is divided by m (Equations 2 to 4).
Results presented in Figure 9 correspond to an average response time upper bound over all generated DAG tasks. However, the maximum observed difference between R hom (τ ) and R het (τ ′ ) is 95.0%, 82.5%, 65.3% and 47.7% for m = 2, 4, 8 and 16, respectively.
RELATED WORK
Parallel task models are increasingly being used in the real-time domain. A response-time analysis is presented in [2] for fork/join tasks under partitioned fixed-priority scheduling. The sporadic DAG model [17] [6] used in this work has been also considered with conditional nodes [12] [5], global [3] [18], partitioned [9] or federated [4] scheduling approaches. In [21] authors study the similarities of the DAG model and parallel programming models such as OpenMP. A dynamic scheduliability test is provided in [19] and static scheduling heuristics are presented in [13] .
Regarding heterogeneous architectures, real-time tasks have been traditionally modeled as self-suspending task. Most of the published work consider that tasks are scheduled on a uniprocessor platform and utilizes a device to accelerate part of the execution. Unfortunately, it has been shown that many previous works concerning the analysis of self-suspending tasks are flawed. Refer to [8] for a complete review of self-suspending tasks theory and an explanation of the existing misconceptions. Finally, in [7] authors design a framework to support real-time systems on FPGAs and provide a response time analysis to verify the schedulability of a set of tasks with software parts and hardware accelerated functions.
CONCLUSIONS
This paper presents a novel response time analysis for verifying the schedulability of DAG tasks supporting heterogeneous computing. To do so, we first identify the portion of the DAG running in the host, G P ar , that can potentially execute in parallel with the workload offloaded to the device, v O f f . Secondly, we propose a DAG transformation to guarantee the parallel execution of G P ar and v O f f . We build our response time analysis upon this transformation. Interestingly, besides the timing guarantees provided, this DAG transformation also results in higher average performance when the offloaded workload represents more than 10% of DAG's volume. The reason is that the scenario in which the host processor is idle waiting for the device to finish is avoided. Our response time analysis significantly outperforms the homogeneous one by 70%, 55%, 40% and 30%, for 2, 4, 8 and 16 cores in the host processor, respectively. Moreover, for small DAG tasks (3-100 nodes), our response time upper bound is comparable to the minimum makespan derived with an ILP solution. In the future, we intend to improve the analysis by considering (i) more tasks assigned to the accelerator device, and (ii) more devices in the heterogeneous architecture.
